Skip to content
View naelolaiz's full-sized avatar
11 followers · 42 following

Organizations

@clam-project

Block or report naelolaiz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
naelolaiz/README.md

Tinkering with FPGAs, embedded systems, Linux, audio DSP, 3D printing.
Tools, experiments, learning projects. Side projects(of side projects(of side projects(...)))

🔬 learning_fpga — VHDL & Verilog tutorial

Progressive FPGA examples (basics → building blocks → display → comm), each with paired VHDL + Verilog sources, assertion-driven testbenches, and CI-rendered netlists & waveforms.

blink_led netlist (VHDL) blink_led netlist (Verilog) blink_led waveform
blink_led netlist VHDL blink_led netlist Verilog blink_led waveform
7segments_clock top-level 7segments_clock alarm waveform
7seg clock top-level 7seg clock alarm waveform

Images auto-update on every main push via CI → ci-gallery branch (one folder per example, e.g. basics-blink_led/, display-7segments-clock/).

🤖 luckfox_rockchip_testing — RISC-V embedded Linux (RV1103/RV1106)

Cross-compilation, PWM/UART testing, and two servo motors + a laser pointer drawing Lissajous curves.

Lissajous laser projection
Lissajous laser

📦 3d_models — OpenSCAD models with CI rendering

Parametric cases, galvanometer mirror mounts, stackable boxes. STL + PNG auto-generated from .scad sources by CI.

Stepper galvanometer DSP case
galvo DSP case

🔊 vamp_wavediff — Audio A/B null-test tool

Vamp plugin + Qt Quick UI for comparing two audio files: RMS, peak divergence, null-test per block. C++17 / Sonic Visualiser.

🛠️ hdltools — HDL toolbox container

Pinned container (GHDL + Yosys + ghdl-yosys-plugin + iverilog + GTKWave + netlistsvg) used by learning_fpga CI. Drop-in for reproducible HDL builds.

Pinned Loading

  1. learning_fpga learning_fpga Public

    A personal, progressive FPGA tutorial — VHDL and Verilog side-by-side, from blink-LED up through PWM, UART, FIFO, 7-seg mux, a mini-game, and VGA sketches. Every example simulates and renders netli…

    VHDL 1

  2. 3d_models 3d_models Public

    OpenSCAD

  3. PoC_PoV PoC_PoV Public

    Persistence of Vision Display Proof of Concept

    C

  4. PyMOPanel PyMOPanel Public

    Python module to control Matrix Orbital for GLK19264-7T-1U

    Python 1 1

  5. open_cycling_app open_cycling_app Public

    At the moment just tests on BLE for a Cycling Smart Trainer. To be evolving into something more interesting....

    C++ 2